

5A, 500V N-CHANNEL POWER MOSFET

GENERAL DESCRIPTION


These N-Channel enhancement mode power field effect transistors are produced using Hi-semicon's proprietary, planar stripe, VDMOS technology.

Features

- ◆ $V_{DS}(V)=500V$, $I_D=5A$
- ◆ $R_{DS(on)}$
TYP: $1.5\Omega @ V_{GS}=10V$ $I_D=2.5A$
MAX: 1.8Ω

Applications

- ◆ Power factor correction (PFC)
- ◆ Switched mode power supplies (SMPS)
- ◆ Uninterruptible power supply (UPS)
- ◆ LED lighting power



ORDERING INFORMATION

Part No.	Package	Marking	Material	Packing
SFD5N50TS	TO-252-2L	SFD5N50TS	Pb free	Reel

ABSOLUTE MAXIMUM RATINGS ($T_J=25^{\circ}\text{C}$ unless otherwise noted)

Characteristics	Symbol	Ratings	Unit
Drain-Source Voltage	V_{DS}	500	V
Gate-Source Voltage	V_{GS}	± 30	V
Drain Current	I_D	$T_C = 25^{\circ}\text{C}$	A
		$T_C = 100^{\circ}\text{C}$	
Drain Current Pulsed (Note 1)	I_{DM}	20	A
Power Dissipation($T_C=25^{\circ}\text{C}$) -Derate above 25°C	P_D	76	W
		0.61	W/ $^{\circ}\text{C}$
Single Pulsed Avalanche Energy (Note 2)	E_{AS}	306.15	mJ
Operation Junction Temperature Range	T_J	$-55\sim+150$	$^{\circ}\text{C}$
Storage Temperature Range	T_{stg}	$-55\sim+150$	$^{\circ}\text{C}$
Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	TL	300	$^{\circ}\text{C}$

THERMAL CHARACTERISTICS

Characteristics	Symbol	MAX	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	1.6	$^{\circ}\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	62.5	$^{\circ}\text{C/W}$

ELECTRICAL CHARACTERISTICS

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Off Characteristics						
Drain -Source Breakdown Voltage	B _{VDSS}	V _{GS} =0V, I _D =250μA	500	--	--	V
Drain-Source Leakage Current	I _{DSS}	V _{DS} =500V, V _{GS} =0V	--	--	100	nA
Gate-Source Leakage Current	I _{GSS}	V _{GS} =30V, V _{DS} =0V	--	--	100	nA
Gate-Source Leakage Current	I _{GSS}	V _{GS} =-30V, V _{DS} =0V	--	--	-100	nA
On Characteristics						
Gate Threshold Voltage	V _{GS(th)}	V _{GS} = V _{DS} , I _D =250μA	2.0	3.0	4.0	V
Static Drain- Source On State Resistance	R _{DS(on)}	V _{GS} =10V, I _D =2.5A	--	1.5	1.8	Ω
Dynamic Characteristics						
Gate Resistance	R _g	V _{GS} =0V; f=1.0MHZ	--	3.1	--	Ω
Input Capacitance	C _{iSS}	V _{DS} =25V V _{GS} =0V f=1.0MHZ	--	529	--	pF
Output Capacitance	C _{oSS}		--	67	--	
Reverse Transfer Capacitance	C _{rSS}		--	16.6	--	
Switching Characteristics						
Turn-on Delay Time	t _{d(on)}	V _{DD} =300V R _G =25Ω I _D =5A (Note 3.4)	--	13.1	--	ns
Turn-on Rise Time	t _r		--	26.4	--	

Turn-off Delay Time	$t_{d(off)}$	$V_{DD}=300V$ $R_G=25\Omega$	--	20.6	--	ns
Turn-off Fall Time	t_f	$I_D=5A$ (Note 3.4)	--	24.1	--	
Total Gate Charge	Q_g	$V_{DS}=400V$, $I_D=5A$ $V_{GS}=10V$ (Note 3.4)	--	11.7	--	nC
Gate-Source Charge	Q_{gs}		--	4.04	--	
Gate-Drain Charge	Q_{gd}		--	5.37	--	

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Continuous Source Current	I_S	Integral Reverse P-N Junction Diode in the MOSFET	--	--	5	A
Pulsed Source Current	I_{SM}		--	--	20	
Diode Forward Voltage	V_{SD}	$I_S=5A$, $V_{GS}=0V$	--	1.0	1.4	V
Reverse Recovery Time	T_{rr}	$I_F=5A$, $V_R=500V$, $dI_F/dt=100A/\mu S$	--	44.6	--	ns
Reverse Recovery Charge	Q_{rr}		--	59.6	--	nC

1. Pulse width limited by maximum junction temperature
2. $L=10mH$, $I_{AS}=5.0A$, $V_{DD}=100V$, $V_G=10V$, $R_G=25\Omega$, starting $T_J=25^\circ C$
3. Pulse Test: Pulse width $\leq 300\mu s$, Duty cycle $\leq 2\%$
4. Essentially independent of operating temperature

Typical Performance Characteristics

Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics





Figure 6. Gate Charge Characteristics



Typical Performance Characteristics

Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-resistance Variation vs. Temperature




Figure 9. Max. Safe Operating Area






Figure 10. Maximum Drain Current vs. Case Temperature




Test Circuit


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveform



Undamped Inductive Switching Test Circuit & Waveform



Package Dimensions of TO-252-2L



Disclaimer:

- ▶ Hi-semicon reserves the right to make changes to the information herein for the improvement of the design and performance without further notice! Customers should obtain the latest relevant information before placing orders and should verify that such information is complete and current.
- ▶ All semiconductor products malfunction or fail with some probability under special conditions. When using Hi-semicon products in system design or complete machine manufacturing, it is the responsibility of the buyer to comply with the safety standards strictly and take essential measures to avoid situations in which a malfunction or failure of such Hi-semicon products could cause loss of body injury or damage to property.
- ▶ Hi-semicon will supply the best possible product for customers!